null
Loading... Please wait...
FREE SHIPPING on All Unbranded Items LEARN MORE
Print This Page

Network-on-Chip (The Next Generation of System-on-Chip Integration)

List Price: $94.99
SKU:
9781138749351
Quantity:
Minimum Purchase
25 unit(s)
  • Availability: Confirm prior to ordering
  • Branding: minimum 50 pieces (add’l costs below)
  • Check Freight Rates (branded products only)

Branding Options (v), Availability & Lead Times

  • 1-Color Imprint: $2.00 ea.
  • Promo-Page Insert: $2.50 ea. (full-color printed, single-sided page)
  • Belly-Band Wrap: $2.50 ea. (full-color printed)
  • Set-Up Charge: $45 per decoration
FULL DETAILS
  • Availability: Product availability changes daily, so please confirm your quantity is available prior to placing an order.
  • Branded Products: allow 10 business days from proof approval for production. Branding options may be limited or unavailable based on product design or cover artwork.
  • Unbranded Products: allow 3-5 business days for shipping. All Unbranded items receive FREE ground shipping in the US. Inquire for international shipping.
  • RETURNS/CANCELLATIONS: All orders, branded or unbranded, are NON-CANCELLABLE and NON-RETURNABLE once a purchase order has been received.
  • Product Details

    Author:
    Santanu Kundu, Santanu Chattopadhyay
    Format:
    Paperback
    Publisher:
    CRC Press (July 26, 2017)
    Language:
    English
    ISBN-13:
    9781138749351
    Weight:
    19.25oz
    Dimensions:
    6.125" x 9.1875"
    File:
    TAYLORFRANCIS-TayFran_260405043548125-20260405.xml
    Folder:
    TAYLORFRANCIS
    List Price:
    $94.99
    Case Pack:
    28
    As low as:
    $90.24
    Publisher Identifier:
    P-CRC
    Discount Code:
    H
    Pages:
    388
    Country of Origin:
    United States
    Pub Discount:
    30
    Imprint:
    CRC Press
  • Overview

    Addresses the Challenges Associated with System-on-Chip Integration

    Network-on-Chip: The Next Generation of System-on-Chip Integration examines the current issues restricting chip-on-chip communication efficiency, and explores Network-on-chip (NoC), a promising alternative that equips designers with the capability to produce a scalable, reusable, and high-performance communication backbone by allowing for the integration of a large number of cores on a single system-on-chip (SoC). This book provides a basic overview of topics associated with NoC-based design: communication infrastructure design, communication methodology, evaluation framework, and mapping of applications onto NoC. It details the design and evaluation of different proposed NoC structures, low-power techniques, signal integrity and reliability issues, application mapping, testing, and future trends.

    Utilizing examples of chips that have been implemented in industry and academia, this text presents the full architectural design of components verified through implementation in industrial CAD tools. It describes NoC research and developments, incorporates theoretical proofs strengthening the analysis procedures, and includes algorithms used in NoC design and synthesis. In addition, it considers other upcoming NoC issues, such as low-power NoC design, signal integrity issues, NoC testing, reconfiguration, synthesis, and 3-D NoC design.

    This text comprises 12 chapters and covers:

    • The evolution of NoC from SoC—its research and developmental challenges
    • NoC protocols, elaborating flow control, available network topologies, routing mechanisms, fault tolerance, quality-of-service support, and the design of network interfaces
    • The router design strategies followed in NoCs
    • The evaluation mechanism of NoC architectures
    • The application mapping strategies followed in NoCs
    • Low-power design techniques specifically followed in NoCs
    • The signal integrity and reliability issues of NoC
    • The details of NoC testing strategies reported so far
    • The problem of synthesizing application-specific NoCs
    • Reconfigurable NoC design issues
    • Direction of future research and development in the field of NoC

    Network-on-Chip: The Next Generation of System-on-Chip Integration covers the basic topics, technology, and future trends relevant to NoC-based design, and can be used by engineers, students, and researchers and other industry professionals interested in computer architecture, embedded systems, and parallel/distributed systems.