Logic Synthesis for FPGA-Based Mealy Finite State Machines (Structural Decomposition in Logic Design)