Designing Network On-Chip Architectures in the Nanoscale Era